AM1707_14 Datasheet, PDF (3/201 Pages) Texas Instruments – Microprocessor

www.ti.com
AM1707
SPRS637E – FEBRUARY 2010 – REVISED JUNE 2014
1.4
Functional Block Diagram
Input
Clock(s)
System Control
JTAG Interface
PLL/Clock
Generator
w/OSC
General-
Purpose
Timer
General-
Purpose
Timer
(Watchdog)
Memory
Protection
Power/Sleep
Controller
RTC/
32-kHz
OSC
Pin
Multiplexing
ARM Subsystem
ARM926EJ-S CPU
With MMU
4KB ETB
16KB 16KB
I-Cache D-Cache
8KB RAM
(Vector Table)
64KB ROM
Switched Central Resource (SCR)
Peripherals
DMA
GPIO
EDMA3
Control Timers
Audio Ports
McASP
w/FIFO
(3)
Serial Interfaces
Customizable Interface
Display Internal Memory
I²C
SPI
UART
(2)
(2)
(3)
PRU
Subsystem
LCD
Ctlr
128 KB
RAM
Connectivity
External Memory Interfaces
eHRPWM
(3)
eCAP
(3)
eQEP
(2)
USB2.0 USB1.1
OTG Ctlr OHCI Ctlr
PHY
PHY
(10/100)
EMAC MDIO
(RMII)
HPI
MMC/SD
(8b)
EMIFA(8b/16B)
EMIFB
NAND/Flash SDRAM Only
16b SDRAM
(16b/32b)
Figure 1-1. AM1707 Functional Block Diagram
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1707
AM1707 ARM Microprocessor
3