THS3215 Datasheet, PDF (14/71 Pages) Texas Instruments – THS3215 650-MHz, Differential to Single-Ended DAC Output Amplifier

THS3215
SBOS780A – MARCH 2016 – REVISED APRIL 2016
www.ti.com
Typical Characteristics: D2S Only (continued)
at +V_CC = 6.0 V, –V_CC = –6.0 V, fixed gain of 2 V/V, 25-Ω D2S source impedance, V_IC = 0.25 V, external path selected
(PATHSEL = +V_CC), V_REF = GND, D2S R_LOAD = 100 Ω at pin 6, and T_J ≈ 25°C (unless otherwise noted)
14
10
12
10
8
1
6
4
2
0
-55 -35 -15 5 25 45 65 85 105 125
Junction Temperature (qC)
D019
30 units shown
Figure 19. Output DC Offset Voltage vs Die Temperature
1.5
100 :
200 :
1
500 :
0.1
100k
1M
10M
Frequency (Hz)
r4 V
r5 V
r6 V
r7.5 V
100M
D020
Figure 20. Output Impedance vs Supply Voltage
1.1
1.05
0.5
1
0
0.95
-0.5
0.9
-1
-1.5
Time (20 ns/div)
D021
±1-V output pulse
Figure 21. Large-Signal Step Response vs Load Resistance
1
0
-1
-2
-3
-4
-5
1M
0.1 Vpp
0.25 Vpp
0.5 Vpp
1 Vpp
2 Vpp
10M
100M
Frequency (Hz)
25-Ω D2S source impedance on each input
1G
D023
Figure 23. VREF Input Pin Frequency Response
0.85
100 :
200 :
500 :
0.8
Time (5 ns/div)
D022
±1-V output pulse
Figure 22. Large-Signal Pulse Settling Response vs Load
Resistance
70
65
60
55
50
45
40
35
30
10k
V_CM = -1 V, PSRR+
V_CM = -1 V, PSRR-
V_CM = 0 V, PSRR+
V_CM = 0 V, PSRR-
V_CM = 3 V, PSRR+
V_CM = 3 V, PSRR-
100k
1M
Frequency (Hz)
10M
D024
Figure 24. Simulated Power-Supply Rejection Ratio vs Input
Common-Mode Voltage
14
Submit Documentation Feedback
Product Folder Links: THS3215
Copyright © 2016, Texas Instruments Incorporated