LSM303C Datasheet, PDF (14/53 Pages) –

Module specifications
LSM303C
2.4
Communication interface characteristics
2.4.1
SPI - serial peripheral interface
Subject to general operating conditions for Vdd and Top.
Symbol
Table 6. SPI slave timing values
Parameter
Value ⁽¹⁾
Min
Max
t_c(SPC)
SPI clock cycle
f_c(SPC)
SPI clock frequency
t_{su(CS_XL, CS_MAG)} CS setup time
t_{h(CS_XL, CS_MAG)} CS hold time
t_su(SI)
SDI input setup time
t_h(SI)
SDI input hold time
t_v(SO)
SDO valid output time
t_h(SO)
SDO output hold time
t_dis(SO)
SDO output disable time
100
10
6
8
5
15
50
9
50
Figure 4. SPI slave timing diagram
Unit
ns
MHz
ns
CS
SPC
SDI
SDO
t_{su(CS_XL, CS_MAG)}
tc(SPC)
tsu(SI)
th(SI)
MSB IN
t_v(SO)
MSB OUT
t_h(SO)
t_{h(CS_XL, CS_MAG)}
LSB IN
tdis(SO)
LSB OUT
Note:
Values are guaranteed at 10 MHz clock frequency for SPI with 3 wires, based on
characterization results, not tested in production.
Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both input and output
ports.
14/53
DocID024975 Rev 2