C8051T630 Datasheet, PDF (78/221 Pages) Silicon Laboratories – Mixed-Signal Byte-Programmable EPROM MCU

C8051T630/1/2/3/4/5
Table 14.2. Special Function Registers (Continued)
SFRs are listed in alphabetical order. All undefined SFR locations are reserved
Register
Address
Description
P0MAT
0xFD
Port 0 Match Configuration
P0MDIN
0xF1
Port 0 Input Mode Configuration
P0MDOUT
0xA4
Port 0 Output Mode Configuration
P0SKIP
0xD4
Port 0 Skip
P1
0x90
Port 1 Latch
P1MASK
0xEE
Port 1Mask Configuration
P1MAT
0xED
Port 1 Match Configuration
P1MDIN
0xF2
Port 1 Input Mode Configuration
P1MDOUT
0xA5
Port 1 Output Mode Configuration
P1SKIP
0xD5
Port 1 Skip
P2
0xA0
Port 2 Latch
P2MDOUT
0xA6
Port 2 Output Mode Configuration
PCA0CN
0xD8
PCA Control
PCA0CPH0
0xFC
PCA Capture 0 High
PCA0CPH1
0xEA
PCA Capture 1 High
PCA0CPH2
0xEC
PCA Capture 2 High
PCA0CPL0
0xFB
PCA Capture 0 Low
PCA0CPL1
0xE9
PCA Capture 1 Low
PCA0CPL2
0xEB
PCA Capture 2 Low
PCA0CPM0
0xDA
PCA Module 0 Mode Register
PCA0CPM1
0xDB
PCA Module 1 Mode Register
PCA0CPM2
0xDC
PCA Module 2 Mode Register
PCA0H
0xFA
PCA Counter High
PCA0L
0xF9
PCA Counter Low
PCA0MD
0xD9
PCA Mode
PCA0PWM
0xF7
PCA PWM Configuration
PCON
0x87
Power Control
PSW
0xD0
Program Status Word
REF0CN
0xD1
Voltage Reference Control
REG0CN
0xC7
Voltage Regulator Control
RSTSRC
0xEF
Reset Source Configuration/Status
SBUF0
0x99
UART0 Data Buffer
SCON0
0x98
UART0 Control
SMB0ADM
0xE7
SMBus Slave Address Mask
78
Rev. 1.0
Page
119
122
122
123
123
120
120
124
124
125
125
126
204
209
209
209
209
209
209
207
207
207
208
208
205
206
94
71
54
56
100
154
153
138