English
Language : 

LC89058W-E Datasheet, PDF (49/64 Pages) Sanyo Semicon Device – Digital Audio Interface Receiver
LC89058W-E
______
CCB address: 0xE8; Command address: 8; INT output contents setting
DI7
DI6
DI5
DI4
DI3
DI2
DI1
DI0
1
0
0
0
0
0
CAU
CAL
DI15
EMPF
DI14
GPIO
DI13
PCRNW
DI12
UNPCM
DI11
CSRNW
DI10
FSCHG
DI9
INDET
DI8
ERROR
ERROR
RERR signal output setting
0: Don't output (initial value)
1: Output RERR pin status change
INDET
Input data detection output setting
0: Don't output (initial value)
1: Output input data pin status change
FSCHG
Setting of updated flag output of PLL lock frequency calculation result
0: Don't output (initial value)
1: Output updated flag of PLL lock frequency calculation result
CSRNW
Output setting for updated flag of first 48-bit channel status data
0: Don't output (initial value)
1: Output update flag of first 48-bit channel status data
UNPCM
Output setting for change flag of non-PCM data detection
0: Don't output (initial value)
____________
1: Output AUDIO pin status change
PCRNW
Output setting for updated flag of burst preamble Pc
0: Don't output (initial value)
1: Output updated flag of burst preamble Pc
GPIO
Input data updated flag output setting when general-purpose I/O parallel input is set (GPIOS=0)
0: Don't output (initial value)
1: Output input data updated flag
EMPF
Output setting of emphasis detection flag
0: Don't output (initial value)
1: Output emphasis detection flag
• The input data detection output setting functions when INDET=1 is set with the clock of 24.576MHz is supplied to
the terminal XIN (XINSEL=1) and digital data input state monitoring function (RXMON=1) made effective.
• The channel status update flag compares the first 48 bits of data of the previous block with those of the current block.
If these data are identical, it outputs a flag, considering the data has been updated.
• The burst preamble Pc update flag also compares the 16 bits of data of the previous block with those of the current
data. If they are identical, an update flag is output.
• The 4-bit input data updated flag when the general-purpose I/O parallel input is set, is output only when a change has
occurred in the sampling data with a clock of 24kHz.
No.A1056-49/64