English
Language : 

HD404818 Datasheet, PDF (86/100 Pages) Hitachi Semiconductor – 16-digit LCD driver
HD404818 Series
Item
Symbol Pin
Min Typ Max Unit Test Condition Notes
RESET high tRSTH
RESET
2
t cyc
5
width
Input
Cin
D10
capacitance
15
pF f = 1 MHz, Vin = 0 V 8
RESET fall tRSTf
time
All pins except D10
90
pF f = 1 MHz, Vin = 0 V 9
15
pF f = 1 MHz, Vin = 0 V
20
ms
5
Analog
t CSTB
comparator
stabilization
time
D12, D13
2
t cyc
7
Notes: 1. The oscillator stabilization time is the period up until the time the oscillator stabilizes after VCC
reaches 4.0 V at power-on, or after RESET goes high. At power-on or stop mode release,
RESET must be kept high for at least tRC. Since tRC depends on the ceramic oscillator’s circuit
constant and stray capacitance, consult with the manufacturer when designing the reset circuit.
2. The oscillator stabilization time is the period up until the time the oscillator stabilizes after VCC
reaches 4.0 V at power-on. The time required to stabilize the oscillator (tRC) must be obtained.
Since tRC depends on the crystal circuit constant and stray capacitance, consult with the
manufacturer.
3. See figure 43.
4. See figure 44. The unit tcyc is applied when the MCU is in standby mode or active mode.
5. See figure 45.
6. See figure 44. The unit tsubcyc is applied when the MCU is in watch mode or subactive mode.
tsubcyc = 244.14 µs (when a 32.768-kHz crystal oscillator is used)
7. The analog comparator stabilization time is the period up until the analog comparator stabilizes
and correct data can be read after placing D12/D13 into analog input mode.
8. Applies to HD404812, HD404814, HD404816, and HD404818.
9. Applies to HD4074818.
84