English
Language : 

H8SX1544 Datasheet, PDF (671/974 Pages) Renesas Technology Corp – Renesas 32-Bit CISC Microcomputer H8SX Family/H8SX/1500 Series
Section 15 Synchronous Serial Communication Unit (SSU)
SCS
1 frame
1 frame
SSCK
SSO
RDRF
Bit Bit Bit Bit Bit Bit Bit Bit
01234567
SSRDR0
(LSB first transmission)
Bit Bit Bit Bit Bit Bit Bit Bit
76543210
SSRDR0
(MSB first transmission)
LSI operation
User operation Dummy-read SSRDR0
REI interrupt
generated
Read SSRDR0
REI interrupt
generated
Figure 15.7 Example of Reception Operation (SSU Mode) (1)
When 8-bit data length is selected (SSRDR0 is valid) with CPOS = 0 and CPHS = 0
SCS
1 frame
SSCK
SSO
(LSB first)
SSO
(MSB first)
Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit
01234567 01234567
SSRDR1
SSRDR0
Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit Bit
76543210 76543210
SSRDR0
SSRDR1
RDRF
LSI operation
User operation Dummy-read SSRDR0 and SSRDR1
RXI interrupt
generated
Figure 15.7 Example of Reception Operation (SSU Mode) (2)
When 16-bit data length is selected (SSRDR0 and SSRDR1 are valid)
with CPOS = 0 and CPHS = 0
Rev.2.00 Oct. 16, 2007 Page 617 of 916
REJ09B0381-0200