English
Language : 

HD49343NPHNP_15 Datasheet, PDF (4/23 Pages) Renesas Technology Corp – CDS/PGA & 12-bit A/D Converter
HD49343NP/HNP
Preliminary
Absolute Maximum Ratings
Item
Symbol
Ratings
Power supply voltage
Power dissipation
VDD(max)
4.1
Pt(max)
400
Operating voltage
Vopr
2.7 to 3.45
Analog input voltage
Digital input voltage
Operating temperature
VIN(max)
VI(max)
Topr
–0.3 to AVDD +0.3
–0.3 to DVDD +0.3
–20 to +85
Storage temperature
Tstg
–55 to +125
Note:
AVDD 1, 2, AVSS1, 2 are analog power source series of CDS, PGA, ADC.
DVDD1, DVSS1 are digital power source series of serial communication.
DVDD2, DVSS2 are digital power source series of ADC output timing.
DVDD3, DVSS3 are digital power source series of timing generator.
(Ta = 25C)
Unit
V
mW
V
V
V
°C
°C
Electrical Characteristics
 CDS_in, ADC_in Mode Common Items
(Unless otherwise specified, Ta = 25°C, AVDD = 3.0 V, DVDD = 3.0 V)
Item
Symbol
Min
Typ
Max
Unit
Test Conditions
Remarks
Power supply voltage
range
Conversion frequency
Digital input voltage
VDD
VDD2
fCLK_hi
fCLK_low
VIH2
VIL2
2.70
3.10
25
5.5
2.2
×
DVDD
3.0
0
3.00
3.30
—
—
—
—
3.45
3.45
36
25
DVDD
0.6
×
DVDD
3.0
V
V
MHz
MHz
V
V
Select VRT = 2.0 V
Select VRT = 2.4 V
HD49343HNP
HD49343NP
All of digital input
pins
Digital output voltage
Digital input current
ADC resolution
VOH
VOL
IIH
IIL
RES
DVDD –0.5
—
—
—
—
—
–50
—
—
12
—
V
IOH = –1 mA
0.5
V
IOL = +1 mA
50
A
VIH = VDD
—
A
VIL = 0 V
—
bit
Digital output pins
ADC integral linearity
ADC differential linearity
Sleep current
INL
DNL
ISLP
—
(8)
—
LSB fCLK = 20 MHz
—
(0.6)
—
LSB fCLK = 20 MHz
*1
–100
—
100
A Digital input pin is
set to 0 V, output
pin is open
Standby current
ISTBY
—
3
5
mA Digital I/O pin is set
to 0 V
Notes: 1. Differential linearity is the calculated difference in linearity errors between adjacent codes.
2. Values within parentheses ( ) are for reference.
R19DS0068EJ0200 Rev.2.00
Jul 06, 2012
Page 4 of 22