English
Language : 

H8S78 Datasheet, PDF (1138/1208 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2300 Series
Section 26 Electrical Characteristics
26.4.3 Bus Timing
The bus timings are shown below.
T1
T2
φ
tAD
A23 to A0
tCSD1
CS7 to CS0
AS
RD
Read
(RDNn = 1)
D15 to D0
tAS1
tASD tASD
tAH1
tAS1
tRSD1
tRSD1
tAC5 tRDS1 tRDH1
tAA2
tAS1
tRSD1
tRSD2
RD
Read
(RDNn = 0)
D15 to D0
tAS1
tAC2
tAA3
tRDS2 tRDH2
tWRD2 tWRD2
tAH1
Write
HWR, LWR
tWDD
tWSW1
tWDH1
D15 to D0
DACK0, DACK1
EDACK2, EDACK3
tDACD1
tEDACD1
tDACD2
tEDACD2
Figure 26.7 Basic Bus Timing: Two-State Access
Rev.7.00 Mar. 18, 2009 page 1070 of 1136
REJ09B0109-0700