HYB18H512321BF Datasheet, PDF (21/43 Pages) Qimonda AG – 512-Mbit GDDR3 Graphics RAM

Internet Data Sheet
HYB18H512321BF
512-Mbit GDDR3
4.2.5
Vendor Code and Revision Identification
The Manufacturer Vendor Code is selected by issuing an Extended Mode Register Set command with bit A10 set to 1 and bits
A0-A9 and A11 set to the desired value. When the Vendor Code function is enabled the GDDR3 DRAM will provide the
Qimonda vendor code on DQ[3:0] and the revision identification on DQ[7:4]. The code will be driven onto the DQ bus after
tRIDon following the EMRS command that sets A10 to 1. The Vendor Code and Revision ID will be driven on DQ[7:0] until a
new EMRS command is issued with A10 set back to 0. After t_RDoff following the second EMRS command, the data bus is driven
back to HIGH. This second EMRS command must be issued before initiating any subsequent operation. Violating this
requirement will result in unspecified operation.
Revision Identification
DQ[7:4]
0011
TABLE 10
Revision ID and Vendor Code
Qimonda Vendor Code
DQ[3:0]
0010
Note: Please refer to Revision Release Note for Revision ID value.
FIGURE 10
Timing of Vendor Code and Revision ID Generation on DQ[7:0]
0
1
2
3
4
5
6
7
8
9
10
CLK#
CLK
Com.
EMRS
N/D
N/D
N/D
N/D
N/D
EMRS
N/D
N/D
N/D
N/D
A[9:0],
A11
Add
Add
A10
RDQS
t _RIDon
t _RIDoff
DQ[7:0]
Vendor Code and Revision ID
EMRS: Extended Mode Register Set Command
Add: Address
N/D: NOP or Deselect
Don't Care
Rev. 1.1, 2007-09
21
05292007-WAU2-UU95