HYB18H512321BF Datasheet, PDF (18/43 Pages) Qimonda AG – 512-Mbit GDDR3 Graphics RAM

Internet Data Sheet
HYB18H512321BF
512-Mbit GDDR3
4.2
Extended Mode Register Set Command (EMRS1)
FIGURE 6
Extended Mode Register Set Command
CLK#
CLK
CKE
CS#
RAS#
CAS#
WE#
The Extended Mode Register is used to set the output driver
impedance value, the termination impedance value, the Write
Recovery time value for Write with Autoprecharge. It is used
as well to enable/disable the DLL, to issue the Vendor ID and
to enable/disable the Low Power mode. There is no default
value for the Extended Mode Register. Therefore it must be
written after power up to operate the GDDR3 Graphics RAM.
The Extended Mode Register can be programmed by
performing a normal Mode Register Set operation and setting
the BA0 bit to HIGH and BA1,BA2 bits to LOW. All other bits
of the EMR register are reserved and should be set to LOW.
The Extended Mode Register must be loaded when all banks
are idle and no burst are in progress. The controller must wait
the specified time t_MRD before initiating any subsequent
operation (Figure 9).
The timing of the EMRS command operation is equivalent to
the timing of the MRS command operation.
A0-A11
COD
BA0
1
BA1, BA2
0
COD: Code to be loaded into
the register
Don't Care
Rev. 1.1, 2007-09
18
05292007-WAU2-UU95