 English |
|
|
|
|
|
|
|
| MN101E30N Datasheet, PDF (40/48 Pages) Panasonic Semiconductor – 8-bit Single-chip Microcontroller | |||
| |||
| ◁ |
1.5.5 A/D Converter Characteristics
MN101E30N/E30R/EF30R
8-bit Single-chip Microcontroller
PubNo. 2163001-019E
Parameter
Symbol
Conditions
1 Resolution
2 Non-linearity error 1
3 Differential linearity error 1
4 Zero transition voltage
5
Full-scale transition
voltage
6
A/D conversion time
7
8
Sampling time
9
10 Reference voltage
11 Analog input voltage
12
Analog input leakage
current
13
Reference voltage pin
input leakage current
14 Ladder resistance
Vref+
VDD5=5.0 V, VSS=0 V
Vref+=5.0 V
TAD=800 ns *12
VDD5=5.0 V, VSS=0 V
Vref+=5.0 V
TAD=800 ns *12
TAD=800 ns *12
fx=32.768 kHz
TAD=15.2 ïs *12
TAD=800 ns *12
fx=32.768 kHz
TAD=15.2 ïs *12
Note)
RLADD
When channel is OFF
VADIN=0 V to 5.0 V
When VREF+ is OFF
Vss ï£ï VREF+ ï£ï VDD5
VDD5=5.0 V
VDD5=5.0 V VSS=0 V
Ta=-40 ï°C to +85 ï°C
Rating
Unit
MIN TYP MAX
10 Bits
±3
LSB
±3
-30
4970
10
4990
30
mV
5030
12.93
427.25
ïs
1.6
30.52
2.0
VDD5
V
VSS
Vref+
ï±2
ïA
ï±5
15
40
80
kï
*12 TAD is A/D conversion clock cycle.
The values of 2 to 5 are guaranteed on the condition that VDD5=Vref+=5 V, VSS=0 V.
Note) The voltage difference between VREF+ and VSS should be set to more than 2 V.
The reference voltage input to VREF+ pin should be used on the condition of 2.0 V ï£ï VREF+ ï£ï
VDD5 to avoid the malfunctions of microcomputer.
..
..
Publication date: October 2015
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese