COP87L88EB Datasheet, PDF(46/72 Page) National Semiconductor (TI) – 8-Bit CMOS OTP Microcontrollers with 16k or 32k Memory, CAN Interface, 8-Bit A/D, and USART

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

COP87L88EB Datasheet, PDF (46/72 Pages) National Semiconductor (TI) – 8-Bit CMOS OTP Microcontrollers with 16k or 32k Memory, CAN Interface, 8-Bit A/D, and USART

◁

Serial Peripheral Interface (Continued)

B[4:3]

SPIMOD[1:0]

SPI operation mode select

SPIMOD[1:0]

0 0: Slave mode,

â SCK is SPI clock input

â MISO is SPI data output

â MOSI is SPI data input

â SS is slave select input

SCE

SPIEN

SLOOP

1 0: Standard Master mode,

â SCK is SPI clock output (CKI/40)

â MISO is SPI data input

â MOSI is SPI data output

â SS is slave select output

In the Master mode, 3 different SPI clock frequencies are available:

0 1: fSCK = 1/(tc) = CKI/10

1 0: fSCK = 1/(4 tc) = CKI/40

1 1: fSCK = 1/(16 tc) = CKI/160

SPI active clock edge select

0: data are shifted out on the falling edge of SCK and are shifted in on the rising edge of SCK

1: data are shifted out on the rising edge of SCK and are shifted in on the falling edge of SCK

SPI enable

Enables the SPI interface and the alternate functions of the MISO, MOSI, SCK and SS pins.

0: disable SPI

1: enable SPI, all Port M ESS signals are set to 1

SPI loop back mode

0: disable loop back mode

1: enable loop back mode, MISO and MOSI are internally connected (see Figure 39)

PROGRAMMING THE SPI EXPANDER

If the SS Expander is enabled by setting SESSEN = 1 in the

SPI Control Register (SPICNTL), the N-port will be pro-

grammed with the content of the first MOSI-byte (i.e., the

content of the 1st byte [7:0] appears at N-port[7:0] after com-

plete reception of the first byte), if the ESS programming

mode is detected. If any bytes follow after the 1st MOSI byte,

all data will be ignored by the SPI.

The ESS programming mode is detected by the ESS control

logic, which decodes the condition âMOSI = L at the falling

edge of SS. For further details, see Figure 39.

The selected N-port bits will be set to 1 after the positive

edge of SS.

Single N-port bits may be enabled for use as SS expansion,

or disabled to allow for general purpose I/O, by the respec-

tive bits in the PORTNX register.

www.national.com

▷