English
Language : 

PC87591E Datasheet, PDF (262/437 Pages) National Semiconductor (TI) – LPC Mobile Embedded Controllers
Embedded Controller Modules (Continued)
4.19.8 TAP Data Registers, Flash Interface
This section describes the flash interface registers available to the host through the flash interface. The bit ordering is as
described in “TAP Data Registers, Debugger Interface” on page 260.
Flash Control and Status Register (FL_CT_ST)
FL_CT_ST is a shift register that enables reading from the Flash Status register and writing to the Flash Control register.
The Flash Status register is read in Capture-DR state; the Flash Control register is updated in Update-DR state. The con-
nection of the register to the serial chain is shown in Figure 87. The Control and Status registers are reset at Power-Up and
TAP resets only.
TDI
TDO
15 FL_CR_ST 0
15
0
Flash Control Status
Figure 87. Flash Control and Status Register
Flash Status
Type: Varies per bit
Bit
Name
Reset
7
FMPRGE
0
6
BLFF
0
Bit
Name
Reset
15
JTFIE
0
14
DISVRF
0
5
FLAEN
0
4
FMDERR
0
3
FMBFULL
0
2
FMBUSY
1
1
FMPERR
0
0
FMEERR
0
13
12
11
10
9
8
Reserved
FMSPERE FMSERE FMPERE
0
0
0
0
0
0
Bit Type
Description
0 R/W1C FMEERR (Flash Memory Erase Error). Indicates an error in erasing to the flash. It is cleared by
writing 1 to FMEERR bit in the Control register. This bit may be cleared only when FMBUSY bit is
cleared (0).
0: No program error detected (default)
1: An error occurred during erase
This bit may be cleared only when FMBUSY bit is cleared (0).
1 R/W1C FMPERR (Flash Memory Program Error). Indicates an error in writing to the flash. It is cleared by
writing 1 to FMPERR bit in the Control register. This bit may be cleared only when FMBUSY bit is
cleared (0).
0: No program error detected (default)
1: An error occurred during program
2
RO FMBUSY (Flash Memory Busy).
0: The embedded flash is ready to accept operations if no error flag is set
1: The embedded flash is not accessible because the PC87591x clocks are not ready or the embedded
flash is busy programing or erasing
3
RO FMBFULL (Flash Double-Buffer Full).
0: There is at least one empty word in the flash double buffer
1: The double-buffer is full
www.national.com
262
Revision 1.07