M37754FFCGP Datasheet, PDF (29/68 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION

PRELIMINARY _{NSootimcee: pTahriasmisentroict} ^{alimfinitsalasrpeescuifbicjeactitotno. change.}
MITSUBISHI MICROCOMPUTERS
M37754FFCGP
M37754FFCHP
SHINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
Program command
Input command code 4016 in the first transfer. Proceed and input the
low-order 8 bits and the high-order 8 bits of the address and then
program data. Programming is initiated at the last rising edge of the
serial clock during program data transfer. The BUSY pin is driven
high during program operation. Programming is completed within 10
ms as measured by the built-in timer, and the BUSY pin is pulled low.
Note : A programming operation is not completed by executing the
program command once. Always be sure to execute a pro-
gram verify command after executing the program command.
In the case of failure in the verification, the user must repeat-
edly execute the program command until the pass in the veri-
fication. Refer to Figure 12 for the programming flowchart.
tCH
tCH
tCH
SCLK
tPC
A0
A7
A8
A15
D0
D7
SDA
00000010
Command code input (4016) Program address input (L) Program address input (H) Program data input
OE
BUSY
tWP
Program
Fig. 17 Timings during programming
Program verify command
Input command code C016 in the first transfer. Proceed and drive the
__
OE pin low. When this is done, the M37754FFCGP and the
M37754FFCHP verify-read the programmed address’s contents,
__
and then latch it into the internal data latch. When the OE pin is re-
leased back high and serial clock is input to the SCLK pin, the verify
data that has been latched into the data latch is serially output from
the SDA pin.
SCLK
SDA
00000011
Command code input (C016)
tCRPV tWR
D0
D7
Verify data output
tRC
OE
BUSY _{“L”}
Verify read
Note: When outputting the verify data, the SDA pin is switched for output at the first falling edge of SCLK. The SDA pin is placed
in the floating state during the period of th(C-E) after the last rising edge of SCLK (at the 8th bit).
Fig. 18 Timings during program verify
29