M37754FFCGP Datasheet, PDF (20/68 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION

PRELIMINARY _{NSootimcee: pTahriasmisentroict} ^{alimfinitsalasrpeescuifbicjeactitotno. change.}
MITSUBISHI MICROCOMPUTERS
M37754FFCGP
M37754FFCHP
SHINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION
Program command
The microcomputer enters the program mode by inputting command
code “4016” in the first cycle. The command code is latched into the
___
internal command latch at the rising edge of the WE input. When the
address which indicates a program location and data are input in the
second cycle, the M37754FFCGP and the M37754FFCHP internally
___
latch the address at the falling edge of the WE input and the data at
___
the rising edge of the WE input. The M37754FFCGP and the
___
M37754FFCHP start programming at the rising edge of the WE in-
put in the second cycle and finishes programming within 10 ms as
measured by its internal timer. Programming is performed in units of
bytes.
Note: A programming operation is not completed by executing the
program command once. Always be sure to execute a pro-
gram verify command after executing the program command.
When the failure is found in this verification, the user must re-
peatedly execute the program command until the pass. Refer
to Figure 12 for the programming flowchart.
Program verify command
The microcomputer enters the program verify mode by inputting
command code “C016” in the first cycle. This command is used to
verify the programmed data after executing the program command.
The command code is latched into the internal command latch at the
___
rising edge of the WE input. When control signals are input in the
second cycle at the timing shown in Figure 10, the M37754FFCGP
and the M37754FFCHP output the programmed address’s contents
to the external. Since the address is internally latched when the pro-
gram command is executed, there is no need to input it in the sec-
ond cycle.
VIH
Address
VIL
VIH
CE
VIL
VIH
OE
VIL
VIH
WE
VIL
VIH
Data
VIL
VPPH
VPP
VPPL
Program
address
Program
tWC
tAS
tAH
Program verify
tCS
tCS
tCH
tCH
tCS
tCH
tRRW
tWP
tWPH
tWP
tDP
tWP
tWRR
tVSC
tDS
4016
tDH
tDS
DIN
tDH
tDS
C016
tDH
Dout
Verify data output
Fig. 10 Input/output timings during programming (Verify data is output at the same timing as for read.)
20