MT40A512M16JY-075EAIT Datasheet, PDF (183/358 Pages) Micron Technology – 8Gb: x4, x8, x16 DDR4 SDRAM

8Gb: x8, x16 Automotive DDR4 SDRAM
Bank Access Operation
Figure 117: ^tWTR_L Timing (WRITE-to-READ, Same Bank Group, CRC and DM Disabled)
T0
T1
T2
Ta0
Ta1
Ta2
Ta3
Ta4
Ta5
Ta6
Ta7
Tb0
Tb1
CK_c
CK_t
Command WRITE
Valid
Valid
Bank
Group
BGa
Bank Bank c
Valid
Valid
Valid
Valid
Valid
Valid
Valid
Valid
t_{WTR_L}
READ
BGa
Bank c
Valid
Address Col n
DQS, DQS_c
t_WPRE
t_WPST
Col n
DQ
DI DI DI DI DI DI DI DI
n n+1 n+2 n+3 n+4 n+5 n+6 n+7
WL
RL
Time Break
Transitioning Data
Don’t Care
Note: 1. ^tWTR_L: delay from start of internal write transaction to internal READ command to the
same bank group.
CCMTD-1406124318-10419
8gb_auto_ddr4_dram.pdf - Rev. C 3/17 EN
183
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2016 Micron Technology, Inc. All rights reserved.