LAN8820 Datasheet, PDF (74/83 Pages) Microchip Technology – RGMII 10/100/1000 Ethernet Transceiver

LAN8820/LAN8820I
5.5.7 JTAG TIMING
This section specifies the JTAG timing of the device. Please refer to Section 3.9.7, "IEEE 1149.1 (JTAG) Boundary
Scan," on page 30 for additional details.
FIGURE 5-10:
JTAG TIMING
TCK (Input)
t_tckp
t_tckhl
t_tckhl
t_su
t_h
TDI, TMS (Inputs)
t_dohinvld
t_dov
TDO (Output)
TABLE 5-19: JTAG TIMING VALUES
Symbol
t_tckp
t_tckhl
t_su
t_h
t_dov
t_dohinvld
Description
TCK clock period
TCK clock high/low time
TDI, TMS setup to TCK rising edge
TDI, TMS hold from TCK rising edge
TDO output valid from TCK falling edge
TDO output invalid from TCK falling edge
Min
66.67
t_tckp*0.4
10
10
0
Max
t_tckp*0.6
16
Units
ns
ns
ns
ns
ns
ns
Notes
DS00001871B-page 74
 2009-2015 Microchip Technology Inc.