IS66WVD1M16ALL Datasheet, PDF (49/52 Pages) Integrated Silicon Solution, Inc – Single device supports asynchronous and burst operation

IS66WVD1M16ALL
Figure 34: Asynchronous WRITE followed by Asynchronous READ
Address
ADQ0-
ADQ15
ADV#
CE#
UB#/LB#
WE#
OE#
HiZ
WAIT
VALID
ADDRESS
t_AVS t_AVH
VALID
ADDRESS
t_VS
t_VP
t_CVP
t_CW
t_DS
t_DH
VALID
DATA
t_CPH
t_BW
t_WP
VALID
ADDRESS
t_AVS t_AVH
VALID
ADDRESS
t_AADV
t_VP
t_CPP
t_CO
VALID
OUTPUT
t_HZ
t_BA
t_OLZ
t_OE
t_OEW
HiZ
Notes:
1. CE# can stay LOW when transitioning between asynchronous operations. If CE# goes HIGH,
it must remain HIGH for at least tCPH to schedule the appropriate internal refresh operation.
Otherwise, tCPH is only required after CE#-controlled WRITEs.
Rev. A | July 2013
www.issi.com - [e-mail]
49