IS66WVD1M16ALL Datasheet, PDF (41/52 Pages) Integrated Silicon Solution, Inc – Single device supports asynchronous and burst operation

IS66WVD1M16ALL
Figure 26: READ Burst Suspend
CLK
Note2
Address
ADQ0-
ADQ15
ADV#
CE#
VALID
ADDRESS
t_SP t_HD
VALID
ADDRESS
t_SP t_HD
t_CSP
t_AADV
t_CO
t_KOH
VALID
OUTPUT
VALID
OUTPUT
VALID
OUTPUT
VALID
OUTPUT
t_HD
t_CEM
UB#/LB#
WE#
t_SP
t_SP t_HD
OE#
t_KW
WAIT ^HiZ
t_OLZ
t_OE
t_KW
t_HD
Note3
VALID
OUTPUT
VALID
OUTPUT
t_HZ
t_WZ
t_HD t_CBPH
t_HD
Notes:
1. Non-default BCR settings for READ burst suspend: Fixed or variable latency; latency code
two (three clocks); WAIT active LOW; WAIT asserted during delay.
2. CLK can be stopped LOW or HIGH, but must be static, with no LOW-to-HIGH transitions
during burst suspend.
3. OE# can stay LOW during BURST SUSPEND. If OE# is LOW, ADQ[15:0] will continue to
output valid data.
Rev. A | July 2013
www.issi.com - [e-mail]
41