English
Language : 

ISL78227 Datasheet, PDF (31/43 Pages) Intersil Corporation – 2-Phase Boost Controller with Integrated Drivers
ISL78227
phase will be used for peak current mode control loop, phase
current balance, individual phase cycle-by-cycle peak current
limiting (OC1), individual phase overcurrent fault protection
(OC2_PEAK), input average Constant Current (CC) control and
average overcurrent protection (OC_AVG), diode emulation and
phase drop control. The internal circuitry shown in Figure 60
represents a single phase. This circuitry is repeated for each
phase.
CURRENT SENSE FOR INDIVIDUAL PHASE - ISENX
VIN
+ RSENx -
IL
L
+
+
RSETxA
-
ISENx+112µA
+
RSETxB
-
RBIASxA
CISENx -
112µA
+
RBIASxB
-
ISENxP
ISENxN
VOUT
112µA
IBIAS
112µA
ISENx
CSA
ISENx
IC INTERNAL CIRCUITS
FIGURE 60. CURRENT-SENSING BLOCK DIAGRAM
The RC network between RSENx and ISENxP/N pins as shown in
Figure 60 is the recommended configuration. The ISENxP pin
should be connected to the positive potential of the RSEN_CHx
through resistor RSETx, where in Figure 60 RSETx is composed by
RSETxA plus RSETxB. RSET is used to set the current sense gain
externally.
RSETx = RSETxA + RSETxB
(EQ. 8)
Since there is an 112µA bias current sinking to each of the
ISENxP and ISENxN pins, RBIASx with same value to RSETx should
be placed between the ISENxN pin to the low potential of the
RSENx, where in Figure 60 RBIASx is composed by RBIASxA plus
RBIASxB.
RBIASx = RBIASxA + RBIASxB
(EQ. 9)
RBIASx = RSETx
(EQ. 10)
It is recommended to have RSETxA = RBIASxA and
RSETxB = RBIASxB, and insert a capacitor CISENx between them
as shown in Figure 60. This will form a symmetric noise filter for
the small current sense signals. The differential filtering time
constant equals to (RSETxA+RBIASxA)*CISENx. This time constant
is typically selected in range of tens of ns depending on the
actual noise levels.
CSA generates the sensed current signal ISENx by forcing ISENxP
voltage to be equal to ISENxN voltage. Since RSETx equals to
RBIASx, the voltage drop across RSETx and RBIASx incurred by the
fixed 112µA bias current cancels each other. Therefore, the
resulting current at CSA output ISENx is proportional to each
phase inductor current ILx. ISENx per phase can be derived in
Equation 11, where ILx is the per phase current flowing through
RSENx.
ISENx = ILx  R-R----SS----EE----NT----xx-
(EQ. 11)
RSENx is normally selected with smallest resistance to minimize
the power loss on it. With RSENx selected, RSETx is selected by
the desired cycle-by-cycle peak current limiting level OC1 (refer to
“Peak Current Cycle-by-Cycle Limiting (OC1)” on page 35).
AVERAGE CURRENT SENSE FOR 2 PHASES - IMON
The IMON pin serves to monitor the total average input current of
the 2-phase boost. As shown in Figure 3 on page 7, the individual
current sense signals (ISENx) are divided by 8 and summed
together. A 17µA offset current is added to form a current source
output at the IMON pin with the value calculated as shown by
Equation 12.
IMON
=



I--L----1-R-----S-R---E--S-T---E-1---N----1-
+
-I-L----2-R-----S-R---E--S--T--E-2---N----2-
 0.125 + 17  10–6
(EQ. 12)
Assume RSEN1 = RSEN2, RSET1 = RSET2, and IIN = IL1+IL2 (which
is the total boost input average current):
IMON = IIN  R-R----SS----EE----NT--  0.125 + 17  10–6
(EQ. 13)
As shown in Figure 4 on page 8, a resistor RIMON is placed
between the IMON pin and ground, which turns the current sense
output from the IMON pin to a voltage VIMON. A capacitor CIMON
should be used in parallel with RIMON to filter out the ripple such
that VIMON represents the total average input current of the
2-phase boost. VIMON can be calculated using Equation 14.
VIMON = IMON  RIMON
(EQ. 14)
As shown in Figure 3 on page 7, VIMON is sent to inputs of Gm2
and comparators of CMP_PD and CMP_OCAVG for the following
functions:
1. VIMON is compared with 1.6V (VREF_CC) at error amplifier
Gm2 inputs to achieve constant current control function. The
CC control threshold for the boost input current is typically set
in a way that the per phase average inductor current (when CC
control) is lower than the per phase cycle-by-cycle peak
current limiting (OC1) threshold. Please refer to “Constant
Current Control (CC)” on page 35 for detailed descriptions.
2. VIMON is compared with phase dropping thresholds (1.1V
falling to drop phase2, 1.15V rising to add phase2). Please
refer to “Automatic Phase Dropping/Adding” on page 33 for
detailed descriptions.
Submit Document Feedback 31
FN8808.2
February 24, 2016