IA8044_10 Datasheet, PDF (51/65 Pages) InnovASIC, Inc – SDLC Communications Controller

IA8044/IA8344
SDLC Communications Controller
Data Sheet
March 30, 2010
TRLAZ RDn Low to Address Float
–
9
TWHLH RDn or WRn High to ALE High 83 83
–
TCLCL
9
ns
TCLCL
ns
Table 50. Serial Interface Characteristics
Symbol
Parameter
Min Max Unit
TDCY Data Clock
420 – ns
TDCL Data Clock Low
184 – ns
TDCH Data Clock High
184 – ns
tTD
Transmit Data Delay – 125 ns
tDSS Data Setup Time
26 – ns
tDHS Data Hold Time
58 – ns
Table 51. External Clock Drive Characteristics
Symbol Parameter Min Max Unit
TCLCL Oscillator Period 52 – ns
5.1 Memory Access Waveforms
The IA8044/IA8344 program memory read cycle, data memory read cycle, and data memory
write cycle are presented in Figures 13 through 15, respectively.
®
IA211010112-04
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 51 of 65
1-888-824-4184