IA8044_10 Datasheet, PDF (30/65 Pages) InnovASIC, Inc – SDLC Communications Controller

IA8044/IA8344
SDLC Communications Controller
Data Sheet
March 30, 2010
4.7.12 Timer/Counter Configuration
Figures 7, 8, 9, and 10 present the configurations of Timer 0 Mode 0, Timer 0 Mode 1, Timer 0
Mode 2, and Timer 0 Mode 3, respectively.
OSC
P3.4/T0
=1
Gate
P3.2/ INT0
OSC
P3.4/T0
=1
Gate
P3.2/ INT0
12
C/T 0
C/T 1
TR0
&
1
TLO
( 5 Bits )
TH0
( 8 Bits )
Control
Figure 7. Timer 0 Mode 0
12
C/T 0
C/T 1
TR0
&
TLO
( 8 Bits )
TH0
( 8 Bits )
Control
1
Figure 8. Timer 0 Mode 1
TF0
Interrupt
TF0
Interrupt
®
IA211010112-04
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 30 of 65
1-888-824-4184