English
Language : 

TC1775 Datasheet, PDF (78/101 Pages) Infineon Technologies AG – 32-Bit Single-Chip Microcontroller
TC1775
Preliminary
AD Converter Characteristics (cont’d)
TA = -40 °C to +125 °C; VSS = 0 V;
Parameter
Symbol
Overload coupling
factor10)
min.
kA CC –
Input leakage current at IOZ1 CC –
analog inputs
Input leakage current at IOZ2 CC –
VAGND and VAREF
Switched cap. at the
positive reference
CAREFSW –
CC
voltage input
Switched cap. at the
negative reference
voltage input
CAGNDS
–
CC
Total cap. at the analog CAINTOT –
voltage input
CC
Switched cap. at the
analog voltage input
CAINSW
–
CC
ON resistance of the
RAIN CC –
transmission gates in the
analog voltage path
Limit Values
typ. max.
–
1.0 × 10-3
1.0 × 10-4
–
±200
–
±500
15 20
15 20
12 15
–
10
–
0.7
Unit Test Conditions
–
see IAOV1 and
–
IAOV2
nA 0 V < VIN < VDDA1)
nA 0 V < VIN < VDDA1)
pF 11)
pF 11)
pF –
pF 12)
kΩ –
1) VDDAx = VDDA0 for A/D Converter ADC0 and VDDAx = VDDA1 for A/D Converter ADC1.
2) VSSAx = VSSA0 for A/D Converter ADC0 and VSSAx = VSSA1 for A/D Converter ADC1.
3) The value of VAREF is permitted to be within the range of VSSA - 0.05 V < VAREF < VDDM + 0.05 V. The value
specified for the total unadjusted error (TUE) is not guaranteed while the VAREF is out of the specified range.
4) The value of VAGND is permitted to be within the range of VSSA - 0.05 V < VAGND < VDDM + 0.05 V. The value
specified for the total unadjusted error (TUE) is not guaranteed while the VAGND is out of the specified range.
5) Definitions for CPS, STC, tBC and tDIV see Figure 25.
6) TUE is tested at VAREF = 5 V, VAGND = 0 V and VDDM = 4.9 V.
7) Analog overload conditions during operation occur if the voltage on the respective ADC pin exceeds the
specified operating range (i.e. VAOV > VDDM + 0.5 V or VAOV < VSSM - 0.5 V) or a short circuit condition occurs
on the respective ADC pin. The absolute sum of input currents on all port pins must not exceed 10 mA at any
time. The supply voltage (VDD, VDDA0, VDDA1 and VSS, VSSA0, VSSA1) must remain within the specified limits.
Under short-circuit conditions the corresponding pin is not ready for use.
8) Applies for one analog input pin.
9) Applies for two adjacent analog input pins.
Data Sheet
74
V1.2, 2002-05