|
ICS8430S10I-03 Datasheet, PDF (19/31 Pages) Integrated Device Technology – Clock Generator for Cavium Processors | |||
|
◁ |
ICS8430S10I-03 Data Sheet
CLOCK GENERATOR FOR CAVIUM PROCESSORS
Termination for 3.3V LVPECL Outputs
The clock layout topology shown below is a typical termination for
LVPECL outputs. The two different layouts mentioned are
recommended only as guidelines.
The differential output pair is low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must be
used for functionality. These outputs are designed to drive 50â¦
transmission lines. Matched impedance techniques should be used
to maximize operating frequency and minimize signal distortion.
Figures 4A and 4B show two different layouts which are
recommended only as guidelines. Other suitable clock layouts may
exist and it would be recommended that the board designers simulate
to guarantee compatibility across all printed circuit and clock
component process variations.
3.3V
Zo = 50â¦
3.3V
+
LVPECL
Zo = 50â¦
R1
50â¦
RTT =
1
((VOH + VOL) / (VCC â 2)) â 2
* Zo
_
Input
R2
50â¦
VCC - 2V
RTT
Figure 4A. 3.3V LVPECL Output Termination
3.3V
LVPECL
3.3V
R3
R4
125â¦
125â¦
3.3V
Zo = 50â¦
+
Zo = 50â¦
R1
84â¦
_
R2
84â¦
Input
Figure 4B. 3.3V LVPECL Output Termination
LVDS Driver Termination
A general LVDS interface is shown in Figure 5. Standard termination
for LVDS type output structure requires both a 100⦠parallel resistor
at the receiver and a 100⦠differential transmission line environment.
In order to avoid any transmission line reflection issues, the 100â¦
resistor must be placed as close to the receiver as possible. IDT
offers a full line of LVDS compliant devices with two types of output
structures: current source and voltage source. The standard
termination schematic as shown in Figure 5 can be used with either
type of output structure. If using a non-standard termination, it is
recommended to contact IDT and confirm if the output is a current
source or a voltage source type structure. In addition, since these
outputs are LVDS compatible, the amplitude and common mode input
range of the input receivers should be verified for compatibility with
the output.
LVDS Driver
100â¦
+
LVDS
Receiver
â
100⦠Differential Transmission Line
Figure 5. Typical LVDS Driver Termination
ICS8430S10BYI-03 REVISION A FEBRUARY 22, 2011
19
©2011 Integrated Device Technology, Inc.
|
▷ |