HMC700LP4 Datasheet, PDF (35/36 Pages) Hittite Microwave Corporation – 8 GHz 16-Bit Fractional-N PLL

0
v07.0411
HMC701LP6CE
8 GHz 16-Bit Fractional-N PLL
Table 38. Reg 1Ch Phase Detector CSP Register
Bit
Type
Name
Default
3:0
R/W pfds_sat_deltaN
5’d4
4
R/W pfds_rstb_force
0
5
R/W pfds_rstb
1
Description
0= Cycle Slip Prevention (CSP) disabled
4-bit value to advance or retard phase detector in
VCO cycles if it reaches 2pi , i.e. cycle slip
prevention. 1st bit is polarity, enabled by rstb
CSP PFD Flip-flops RSTB:
1 - controlled by the pfds_rstb bit:
0 - auto-controlled by the CSP logic
Forces the PFD into reset, which tristates charge
pump, freezes charge on the loop filter, and
hence opens the loop
CSP PFD FF rstb
1 - Enables the Cycle Slip Prevention (CSP)
feature of the PFD
Table 39. Reg 1Dh Reserved
Bit
Type
Name
23:0
R/W Reserved
Default
0
Reserved
Description
Table 40. Reg 1Eh Temperature Sensor Register
Bit
Type
Name
Default
0
R/W tsens_spi_enable
0
Description
Enable the temperature sensor, draws ~2mA
current, must strobe tsens_spi_strobe Reg 00h
<3>
Table 41. Reg 1Fh LD, VCO & Ramp Busy Read Only Register
Bit
Type
Name
Default
Description
0
RO
ro_lock_detect
0
1 = locked, 0 = unlocked
3:1
RO
ro_dsm_overflow
0
1 = modulator overflow
4
RO
Reserved
0
Reserved
5
RO
ro_ramp_busy
0
Sweeper status flag, set when ramp is busy,
cleared when at end of ramp or not used
Table 42. Reg 20h Reserved
Bit
Type
Name
23:0
RO
Reserved
Default
0
Reserved
Description
Table 43. Reg 21h Temperature Sensor Read Only Register
Bit
Type
Name
Default
Description
6:0
RO
tsens_temperature
Current Temperature from temp sensor
lsb = 17.5°C
0
0000111 = Temp >= 82.5°C
0000110 = Temp
0000000 = Temp <=-22.5°C
tsens_temperature = floor ((Temp+40)/17.5)
0 - 35
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
978-250-3343 tel • 978-250-3373 fax • Order On-line at www.hittite.com
Application Support: [e-mail]