English
Language : 

V2-EVAL Datasheet, PDF (17/64 Pages) Future Technology Devices International Ltd. – Vinculum II Evaluation Board
Document Reference No.: FT_000247
V2-EVAL Vinculum II Evaluation Board Datasheet Version 2.0
Clearance No.: FTDI#148
5.2.3 GPIO [16:23] Connector CN5
Figure 5.4
GPIO[16:23] Connector CN5
Signal name
Connector
pin
GPIO16 (9)
1
GPIO17 (9)
2
GPIO18 (9)
3
GPIO19 (9)
4
GPIO20 (9)
5
GPIO21 (9)
6
GPIO22 (9)
7
GPIO23 (9)
8
32-PIN
-
-
-
-
23
24(10)
25
26(10)
VCN2 Pin No
48-PIN
64-PIN
-
27
46
28
45
29
48
31
31
32
32(10)
39
33
40
34 (10)
41
IO
type
Description
IO GPIO port, data bit 16
IO GPIO port, data bit 17
IO GPIO port, data bit 18
IO GPIO port, data bit19
IO GPIO port, data bit 20
IO GPIO port, data bit 21
IO GPIO port, data bit 22
IO GPIO port, data bit 23
GND
9
-
-
-
- Ground pin
3.3V(11)
10
-
-
-
- 3.3V power rail.
GND
5V(12)
11
-
-
12
-
-
-
- Ground pin
-
- 5V power rail.
Notes:
(9)
(10)
(11)
(12)
All VNC2‟s IO pins can be driven from 3.3V LVTTL TTL logic levels.
The use of these pins for GPIO is set by the IOMUX on the VNC2 device. The pins are shared by other
connectors on the board. Care should be taken to ensure that pins are not driven from other headers
on the board.
The following pins are only accessible on VNC2 when the onboard multiplexer select input is high. See
section 6.4 for details.
This pin is connected to 3.3V regulator output. External device can draw no more than 100mA when
board is powered from an external power supply and no more than 50mA when the board is powered
from USB bus.
This pin is connected to the board‟s 5V power rail. External device can draw no more than 250mA when
board is powered from an external power supply and no more than 50mA when the board is powered
from USB bus.
Table 5.3 GPIO port connector CN5
Copyright © 2010 Future Technology Devices International Limited
16