|
MC68HC908JG16 Datasheet, PDF (37/324 Pages) Motorola, Inc – Microcontrollers | |||
|
◁ |
General Description
Pin Functions
When the USB module is disabled, the PTE4 and PTE3 pins are
general-purpose bidirectional I/O port pins with 10mA sink capability.
Each pin is open-drain when configured as an output; and each pin
contains a software configurable 5k⦠pullup to VDD when configured as
an input. The PTE4 pin can also be enabled to trigger the IRQ interrupt.
When the USB module is enabled, the PTE4/Dâ and PTE3/D+ pins
become the USB module Dâ and D+ pins. The USB Dâ pin contains a
1.5k⦠software configurable pullup device to VREG. (See Section 10.
Timer Interface Module (TIM), Section 11. Universal Serial Bus
Module (USB) and Section 14. Input/Output (I/O) Ports.)
NOTE:
Any unused inputs and I/O ports should be tied to an appropriate logic
level (either VDD or VSS). Although the I/O ports of the
MC68HC908JG16 do not require termination, termination is
recommended to reduce the possibility of static damage.
Summary of the pin functions are provided in Table 1-1.
PIN NAME
VDD
VSS
VREG
RST
IRQ
OSC1
OSC2
VDDA
VSSA
VREGA
Table 1-1. Summary of Pin Functions
PIN DESCRIPTION
Power supply.
Power supply ground.
3.3V regulated output from MCU.
Reset input, active low.
With internal pull-up and schmitt trigger input.
External IRQ pin; with programmable internal pull-up and
schmitt trigger input.
Used for mode entry selection.
Crystal oscillator input.
Crystal oscillator output; inverting of OSC1 signal.
Analog power supply.
Analog power supply ground.
3.3V regulated output from MCU.
IN/OUT
IN
OUT
OUT
IN/OUT
VOLTAGE
LEVEL
4.0 to 5.5V
0V
VREG (3.3V)
VDD
IN
IN
IN
OUT
IN
OUT
OUT
VDD
VREG to VTST
VREG
VREG
4.0 to 5.5V
0V
VREGA (3.3V)
MC68HC908JG16 â Rev. 1.1
Freescale Semiconductor
General Description
Technical Data
37
|
▷ |