MC9S12DT256_06 Datasheet, PDF (116/132 Pages) Freescale Semiconductor, Inc – Device User Guide V03.07

MC9S12DT256 Device User Guide — V03.07
This is very important to notice with respect to timers, serial modules where a pre-scaler will eliminate the
effect of the jitter to a large extent.
Table A-16 PLL Characteristics
Conditions are shown in Table A-4 unless otherwise noted
Num C
Rating
Symbol Min
Typ
Max Unit
1 P Self Clock Mode frequency
f_SCM
1
5.5
MHz
2 D VCO locking range
f_VCO
8
50
MHz
3
D
Lock Detector transition from Acquisition to Tracking
mode
|∆_trk|
3
4
%¹
4 D Lock Detection
|∆_Lock|
0
1.5
%⁽¹⁾
5 D Un-Lock Detection
|∆_unl|
0.5
2.5
%⁽¹⁾
6
D
Lock Detector transition from Tracking to Acquisition
mode
|∆_unt|
6
8
%⁽¹⁾
7 C _{PLLON Total Stabilization delay (Auto Mode)} ²
t_stab
0.5
ms
8 D _{PLLON Acquisition mode stabilization delay} ⁽²⁾
t_acq
0.3
ms
9 D _{PLLON Tracking mode stabilization delay} ⁽²⁾
t_al
0.2
ms
10 D Fitting parameter VCO loop gain
K₁
-100
MHz/V
11 D Fitting parameter VCO loop frequency
f₁
60
MHz
12 D Charge pump current acquisition mode
| i_ch |
38.5
µA
13 D Charge pump current tracking mode
| i_ch |
3.5
µA
14 C _{Jitter t par ameter 1}⁽²⁾
j₁
1.1
%
15 C _{Jitter t par ameter 2}⁽²⁾
j₂
0.13
%
NOTES:
1. % deviation from target frequency
2. f_osc = 4MHz, f_BUS = 25MHz equivalent f_VCO = 50MHz: REFDV = #$03, SYNR = #$018, Cs = 4.7nF, Cp = 470pF, Rs = 10KΩ.
116