W77E532 Datasheet, PDF (30/86 Pages) Winbond – 8 BIT MICROCONTROLLER

W77E532/W77E532A
RWT:
Reset Watchdog Timer. This bit helps in putting the watchdog timer into a know state. It also
helps in resetting the watchdog timer before a time-out occurs. Failing to set the EWT before
time-out will cause an interrupt, if EWDI (EIE.4) is set, and 512 clocks after that a watchdog
timer reset will be generated if EWT is set. This bit is self-clearing by hardware.
The WDCON SFR is set to a 0x0x0xx0b on an external reset. WTRF is set to a 1 on a Watchdog timer
reset, but to a 0 on power on/down resets. WTRF is not altered by an external reset. POR is set to 1 by
a power-on reset. EWT is set to 0 on a Power-on reset and unaffected by other resets.
All the bits in this SFR have unrestricted read access. POR, EWT, WDIF and RWT require Timed
Access procedure to write. The remaining bits have unrestricted write accesses. Please refer TA
register escription.
TA
EG C7H
WDCON REG D8H
CKCON REG 8EH
MOV TA, #AAH
MOV TA, #55H
SETB WDCON.0
ORL CKCON, #11000000B
MOV TA, #AAH
MOV TA, #55H
ORL WDCON, #00000010B
; Reset watchdog timer
; Select 26 bits watchdog timer
; Enable watchdog
Accumulator
Bit:
7
6
5
4
3
2
1
0
ACC.7 ACC.6 ACC.5 ACC.4 ACC.3 ACC.2 ACC.1 ACC.0
Mnemonic: ACC
Address: E0h
ACC.7-0: The A (or ACC) register is the standard 8052 accumulator.
Extended Interrupt Enable
Bit:
7
6
5
4
3
2
1
0
-
-
-
EWDI EX5 EX4 EX3 EX2
Mnemonic: EIE
Address: E8h
EIE.7-5: Reserved bits, will read high
EWDI:Enable Watchdog timer interrupt
EX5: External Interrupt 5 Enable.
EX4: External Interrupt 4 Enable.
EX3: External Interrupt 3 Enable.
EX2: External Interrupt 2 Enable.
- 30 -
Publication Release Date: June 30, 2009
Revision A10