KX022-1020 Datasheet, PDF (21/75 Pages) List of Unclassifed Manufacturers – Accelerometer Specifications

± 2g / 4g / 8g Tri-axis Digital
Accelerometer Specifications
PART NUMBER:
KX022-1020
Rev. 11.0
10-Sep-15
Data Transfer Sequences
The following information clearly illustrates the variety of data transfers that can occur on the I²C bus and how
the Master and Slave interact during these transfers. Table 7 defines the I²C terms used during the data
transfers.
Term
S
Sr
SAD
W
R
ACK
NACK
RA
Data
P
Definition
Start Condition
Repeated Start Condition
Slave Address
Write Bit
Read Bit
Acknowledge
Not Acknowledge
Register Address
Transmitted/Received Data
Stop Condition
Table 7: I²C Terms
Sequence 1. The Master is writing one byte to the Slave.
Master S SAD + W
RA
Slave
ACK
ACK
DATA
P
ACK
Sequence 2. The Master is writing multiple bytes to the Slave.
Master S SAD + W
RA
Slave
ACK
ACK
DATA
DATA
P
ACK
ACK
Sequence 3. The Master is receiving one byte of data from the Slave.
Master S SAD + W
RA
Sr SAD + R
NACK P
Slave
ACK
ACK
ACK DATA
Sequence 4. The Master is receiving multiple bytes of data from the Slave.
Master S SAD + W
RA
Sr SAD + R
ACK
NACK P
Slave
ACK
ACK
ACK DATA
DATA
36 Thornwood Dr. – Ithaca, NY 14850
tel: [phone] – fax:[phone]
www.kionix.com - [e-mail]
© 2015 Kionix – All Rights Reserved
Page 21 of 75