English
Language : 

KX022-1020 Datasheet, PDF (19/75 Pages) List of Unclassifed Manufacturers – Accelerometer Specifications
± 2g / 4g / 8g Tri-axis Digital
Accelerometer Specifications
PART NUMBER:
KX022-1020
Rev. 11.0
10-Sep-15
IO_VDD
MCU
KX022
SDA
SCL
ADDR
KX022
SDL A
SCL
ADDR
VSS
Figure 1: Multiple KX022 I2C Connection
I2C Address
Address 7 bit
Description Pad Address Address <7> <6> <5> <4> <3> <2> <1> <0>
I2C Wr IO_VDD 1Fh
3Eh
00111110
I2C Rd IO_VDD 1Fh
3Fh
00111111
I2C Wr
VSS
1Eh
3Ch
00111100
I2C Rd
VSS
1Eh
3Dh
00111101
I2C Operation
Transactions on the I2C bus begin after the Master transmits a start condition (S), which is defined as a high-
to-low transition on the data line while the SCL line is held high. The bus is considered busy after this
condition. The next byte of data transmitted after the start condition contains the Slave Address (SAD) in the
seven MSBs (Most Significant Bits), and the LSB (Least Significant Bit) tells whether the Master will be
receiving data ‘1’ from the Slave or transmitting data ‘0’ to the Slave. When a Slave Address is sent, each
device on the bus compares the seven MSBs with its internally stored address. If they match, the device
considers itself addressed by the Master. The KX022’s Slave Address is comprised of a programmable part
and a fixed part, which allows for connection of multiple KX022’s to the same I2C bus. The Slave Address
associated with the KX022 is 001111X, where the programmable bit, X, is determined by the assignment of
ADDR (pin 1) to GND or IO_VDD. Figure 1 above shows how two KX022’s would be implemented on an I2C
bus.
36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com
© 2015 Kionix – All Rights Reserved
Page 19 of 75