ACD82224 Datasheet, PDF (41/77 Pages) List of Unclassifed Manufacturers – 24 Ports 10/100 Fast Ethernet Switch

RMII Clock Interface
Pin Name
Location
RMIICLK0
AC07
RMIICLK1
AF16
RMIICLK2
AE24
RMIICLK3
V24
RMIICLK4
J25
RMIICLK5
C23
I/O
Description
O
Reduced MII clock (50 MHz)
RMII Interface (Port 0 ~ Port 22)
Pin Name
Location
P00CRS_DV AE10
P00RXD0
AF10
P00RXD1
AC10
P00TXD0
AC09
P00TXD1
AD08
P00TXEN
AD07
P01CRS_DV
P01RXD0
P01RXD1
P01TXD0
P01TXD1
P01TXEN
P02CRS_DV
P02RXD0
P02RXD1
P02TXD0
P02TXD1
P02TXEN
P03CRS_DV
P03RXD0
P03RXD1
P03TXD0
P03TXD1
P03TXEN
P04CRS_DV
P04RXD0
P04RXD1
P04TXD0
P04TXD1
P04TXEN
P05CRS_DV
P05RXD0
P05RXD1
P05TXD0
AE12
AF12
AD11
AD10
AF11
AE11
AD12
AE14
AC14
AC12
AF13
AE13
AD14
AE16
AD15
AD13
AE15
AF14
AC17
AE18
AD17
AD16
AF17
AC15
AD18
AE20
AC19
AE19
Page 40 of 77
I/O
Description
I
Carrier Sense/Receive data valid
I
Receive data bit 0
I
Receive data bit 1
I/O* Transmit data bit 0
ERRMSK REG Bit-0: Reserved (default high)
I/O* Transmit data bit 1
ERRMSK REG Bit-1: Reserved (default high)
I/O* Transmit enable
ARL’s POSCFG REG Bit-1: NOCPU mode (default low).
Suggest pull-high with 4.7K resister to set NOCPU enabled.
I
Carrier Sense/Receive data valid
I
Receive data bit 0
I
Receive data bit 1
O
Transmit data bit 0
O
Transmit data bit 1
I/O* Transmit enable
ARL’s POSCFG REG Bit-2: Reserved (default low).
I
Carrier Sense/Receive data valid
I
Receive data bit 0
I
Receive data bit 1
I/O* Transmit data bit 0
ERRMSK REG Bit-2: Reserved (default high)
I/O* Transmit data bit 1
ERRMSK REG Bit-3: Reserved (default high)
O
Transmit enable
I
Carrier Sense/Receive data valid
I
Receive data bit 0
I
Receive data bit 1
I/O* Transmit data bit 0
ERRMSK REG Bit-4: Reserved (default high)
I/O* Transmit data bit 1
ERRMSK REG Bit-5: in: Reserved (default high)
I/O* Transmit enable
SYSCFG REG Bit-15: Port23 MII/RMII Selection. (default high)
I
Carrier Sense/Receive data valid
I
Receive data bit 0
I
Receive data bit 1
O
Transmit data bit 0
O
Transmit data bit 1
O
Transmit enable
I
Carrier Sense/Receive data valid
I
Receive data bit 0
I
Receive data bit 1
I/O* Transmit data bit 0
Confidential
Page 40