English
Language : 

LM3S8971 Datasheet, PDF (9/577 Pages) List of Unclassifed Manufacturers – Microcontroller
LM3S8971 Microcontroller
List of Figures
Figure 1-1. Stellaris® 8000 Series High-Level Block Diagram ............................................................... 30
Figure 2-1. CPU Block Diagram ......................................................................................................... 38
Figure 2-2. TPIU Block Diagram ........................................................................................................ 39
Figure 5-1. JTAG Module Block Diagram ............................................................................................ 49
Figure 5-2. Test Access Port State Machine ....................................................................................... 52
Figure 5-3. IDCODE Register Format ................................................................................................. 57
Figure 5-4. BYPASS Register Format ................................................................................................ 58
Figure 5-5. Boundary Scan Register Format ....................................................................................... 58
Figure 6-1. External Circuitry to Extend Reset .................................................................................... 60
Figure 7-1. Hibernation Module Block Diagram ................................................................................. 118
Figure 8-1. Flash Block Diagram ...................................................................................................... 136
Figure 9-1. GPIODATA Write Example ............................................................................................. 161
Figure 9-2. GPIODATA Read Example ............................................................................................. 161
Figure 10-1. GPTM Module Block Diagram ........................................................................................ 202
Figure 10-2. 16-Bit Input Edge Count Mode Example .......................................................................... 206
Figure 10-3. 16-Bit Input Edge Time Mode Example ........................................................................... 207
Figure 10-4. 16-Bit PWM Mode Example ............................................................................................ 208
Figure 11-1. WDT Module Block Diagram .......................................................................................... 237
Figure 12-1. ADC Module Block Diagram ........................................................................................... 261
Figure 12-2. Internal Temperature Sensor Characteristic ..................................................................... 264
Figure 13-1. UART Module Block Diagram ......................................................................................... 294
Figure 13-2. UART Character Frame ................................................................................................. 295
Figure 13-3. IrDA Data Modulation ..................................................................................................... 297
Figure 14-1. SSI Module Block Diagram ............................................................................................. 334
Figure 14-2. TI Synchronous Serial Frame Format (Single Transfer) .................................................... 336
Figure 14-3. TI Synchronous Serial Frame Format (Continuous Transfer) ............................................ 337
Figure 14-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 ...................................... 338
Figure 14-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 .............................. 338
Figure 14-6. Freescale SPI Frame Format with SPO=0 and SPH=1 ..................................................... 339
Figure 14-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 ........................... 340
Figure 14-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 .................... 340
Figure 14-9. Freescale SPI Frame Format with SPO=1 and SPH=1 ..................................................... 341
Figure 14-10. MICROWIRE Frame Format (Single Frame) .................................................................... 342
Figure 14-11. MICROWIRE Frame Format (Continuous Transfer) ......................................................... 343
Figure 14-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements ........................ 343
Figure 15-1. CAN Module Block Diagram ........................................................................................... 372
Figure 15-2. CAN Bit Time ................................................................................................................ 379
Figure 16-1. Ethernet Controller Block Diagram .................................................................................. 413
Figure 16-2. Ethernet Controller ......................................................................................................... 413
Figure 16-3. Ethernet Frame ............................................................................................................. 415
Figure 17-1. Analog Comparator Module Block Diagram ..................................................................... 456
Figure 17-2. Structure of Comparator Unit .......................................................................................... 457
Figure 17-3. Comparator Internal Reference Structure ........................................................................ 458
Figure 18-1. PWM Module Block Diagram .......................................................................................... 467
Figure 18-2. PWM Count-Down Mode ................................................................................................ 468
Figure 18-3. PWM Count-Up/Down Mode .......................................................................................... 469
October 01, 2007
9
Preliminary