English
Language : 

LM3S8971 Datasheet, PDF (448/577 Pages) List of Unclassifed Manufacturers – Microcontroller
Ethernet Controller
Register 23: Ethernet PHY Management Register 16 – Vendor-Specific (MR16),
address 0x10
This register enables software to configure the operation of vendor-specific modes of the PHY.
Ethernet PHY Management Register 16 – Vendor-Specific (MR16)
Base 0x4004.8000
Address 0x10
Type R/W, reset 0x0140
15
14
13
12
11
10
9
8
7
RPTR INPOL reserved TXHIM SQEI NL10
reserved
Type R/W
R/W
RO
R/W
R/W
R/W
RO
RO
RO
Reset
0
0
0
0
0
0
0
1
0
6
5
4
3
2
1
0
APOL RVSPOL
reserved
PCSBP RXCC
RO
R/W
R/W
RO
1
0
0
0
RO
R/W
R/W
0
0
0
Bit/Field
15
14
13
12
11
10
9:6
Name
RPTR
INPOL
reserved
TXHIM
SQEI
NL10
reserved
Type
R/W
R/W
RO
R/W
R/W
R/W
RO
Reset
0
0
Description
Repeater Mode
When set, enables the repeater mode of operation. In this mode,
full-duplex is not allowed and the Carrier Sense signal only responds
to receive activity. If the PHY is configured to 10Base-T mode, the SQE
test function is disabled.
Interrupt Polarity
1: Sets the polarity of the PHY interrupt to be active High.
0: Sets the polarity of the PHY interrupt to active Low.
Important: Because the Media Access Controller expects active
Low interrupts from the PHY, this bit must always be
written with a 0 to ensure proper operation.
0
0
0
0
0x05
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Transmit High Impedance Mode
When set, enables the transmitter High Impedance mode. In this mode,
the TXOP and TXON transmitter pins are put into a high impedance state.
The RXIP and RXIN pins remain fully functional.
SQE Inhibit Testing
When set, prohibits 10Base-T SQE testing.
When 0, the SQE testing is performed by generating a Collision pulse
following the completion of the transmission of a frame.
Natural Loopback Mode
When set, enables the 10Base-T Natural Loopback mode. This causes
the transmission data received by the PHY to be looped back onto the
receive data path when 10Base-T mode is enabled.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
448
October 01, 2007
Preliminary