 English |
|
|
|
|
|
|
|
| ISD-T360SB Datasheet, PDF (35/109 Pages) List of Unclassifed Manufacturers – VoiceDSP Digital Speech Processor with Master/Slave, Full-Duplex Speakerphone, Multiple Flash and ARAM/DRAM Support | |||
| |||
| ◁ |
1âHARDWARE
ISD-T360SB
CTTL
Figure 1-28: DRAM Write Cycle Timing
TI
T1 T2W1 T2W2 T2W3 6xT2W T2 T3
TI
TI
(Note 2)
RAS
tRASa
tRASh
tRASia
tRASh
CAS
A0-10
or
A0-15
(Note 1)
tAv
DWE
D0-1,
D3-7
tDf
D2/RA11
tAv
tCASa
tCASh
Row
tAv
tAh
tCASia
tCASh
Column
tDWEa
tDWEh
tDWEia
tDWEh
Data Out
tDv
RA11
tDv
tDh
tDf
D2 Out
tDh
tDf
1. A0âA10 in the IRE environment, when Expansion
Memory is disabled; otherwise A0âA15.
2. This cycle may be either TI (Idle) or T1 of any non-DRAM bus cycle. If the next bus cycle is to DRAM, T3 is followed by
three TI (idle) cycles.
ISD
1-27
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese