LM3S2739 Datasheet, PDF (14/532 Pages) List of Unclassifed Manufacturers – Microcontroller

Table of Contents
Register 3:
Register 4:
Register 5:
Register 6:
Register 7:
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Flash Memory Control (FMC), offset 0x008 ..................................................................... 138
Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C ............................................ 140
Flash Controller Interrupt Mask (FCIM), offset 0x010 ........................................................ 141
Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 ..................... 142
USec Reload (USECRL), offset 0x140 ............................................................................ 143
Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200 ................... 144
Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 ............... 145
User Debug (USER_DBG), offset 0x1D0 ......................................................................... 146
User Register 0 (USER_REG0), offset 0x1E0 .................................................................. 147
User Register 1 (USER_REG1), offset 0x1E4 .................................................................. 148
Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 .................................... 149
Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 .................................... 150
Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C ................................... 151
Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 ............................... 152
Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 ............................... 153
Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C ............................... 154
GPIO .............................................................................................................................................. 155
Register 1: GPIO Data (GPIODATA), offset 0x000 ............................................................................ 162
Register 2: GPIO Direction (GPIODIR), offset 0x400 ......................................................................... 163
Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404 .................................................................. 164
Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 ........................................................ 165
Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C ................................................................ 166
Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410 ................................................................... 167
Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414 ........................................................ 168
Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 ................................................... 169
Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C ................................................................ 170
Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 ............................................ 171
Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 ........................................................ 173
Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 ........................................................ 174
Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 ........................................................ 175
Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C ......................................................... 176
Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510 ................................................................ 177
Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514 ........................................................... 178
Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 ................................................ 179
Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C ................................................................ 180
Register 19: GPIO Lock (GPIOLOCK), offset 0x520 ............................................................................ 181
Register 20: GPIO Commit (GPIOCR), offset 0x524 ............................................................................ 182
Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 ....................................... 184
Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 ....................................... 185
Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 ....................................... 186
Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC ...................................... 187
Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 ....................................... 188
Register 26: GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4 ........................................ 189
Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 ....................................... 190
Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC ...................................... 191
Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 .......................................... 192
Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4 .......................................... 193
Register 31: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 .......................................... 194
14
June 04, 2007
Preliminary