EP7312_05 Datasheet, PDF(19/64 Page) Cirrus Logic – High-performance, Low-power, System-on-chip with SDRAM & Enhanced with SDRAM & Enhanced

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

EP7312_05 Datasheet, PDF (19/64 Pages) Cirrus Logic – High-performance, Low-power, System-on-chip with SDRAM & Enhanced with SDRAM & Enhanced

◁

SDRAM Burst Write Cycle

EP7312

High-Performance, Low-Power System on Chip

SDCLK

SDCS

tRAa

SDRAS

SDCAS

ADDR

DATA

tCSa

tCSd

tCSa

tCSd

tRAd

tCAa

tCAd

tADv

ADRAS

ADCAS

tDAd

SDQM

SDMWE

tMWa

tMWd

Figure 5. SDRAM Burst Write Cycle Timing Measurement

Note:

1. Timings are shown with CAS latency = 2

2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading.

Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal

DS508F1

▷