EP7312_05 Datasheet, PDF(18/64 Page) Cirrus Logic – High-performance, Low-power, System-on-chip with SDRAM & Enhanced with SDRAM & Enhanced

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

EP7312_05 Datasheet, PDF (18/64 Pages) Cirrus Logic – High-performance, Low-power, System-on-chip with SDRAM & Enhanced with SDRAM & Enhanced

◁

EP7312

High-Performance, Low-Power System on Chip

SDRAM Burst Read Cycle

SDCLK

SDCS

SDRAS

SDCAS

ADDR

DATA

SDQM

[0:3]

SDMWE

tCSa

tCSd

tRAa

tRAd

tADv

ADRAS

tCSa

tCSd

tCAa

tCAd

tADv

ADCAS

tDAs

tDAh

tRAnv

Figure 4. SDRAM Burst Read Cycle Timing Measurement

Note: 1. Timings are shown with CAS latency = 2

2. The SDCLK signal may be phase shifted relative to the rest of the SDRAM control and data signals due to uneven loading.

Designers should take care to ensure that delays between SDRAM control and data signals are approximately equal.

DS508F1

▷