EP2AGX260EF29I3N Datasheet, PDF (52/78 Pages) Altera Corporation – Device Datasheet for Arria II Devices

1–52
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 7 of 7)
Symbol/
Description
Conditions
–C3 and –I3
Min Typ Max
–C4 and –I4
Unit
Min Typ Max
OBSAI Receiver Jitter Tolerance (15)
Deterministic jitter tolerance at
768 Mbps, 1536 Mbps, and
3072 Mbps
Pattern = CJPAT
> 0.37
> 0.37
UI
Combined deterministic and
random jitter tolerance at 768
Mbps, 1536 Mbps, and 3072
Mbps
Pattern = CJPAT
> 0.55
> 0.55
UI
Sinusoidal jitter tolerance at 768
Mbps
Jitter frequency = 5.4 KHz
Pattern = CJPAT
Jitter frequency = 460 MHz to 20
MHz
Pattern = CJPAT
> 8.5
> 0.1
> 8.5
UI
> 0.1
UI
Sinusoidal jitter tolerance at
1536 Mbps
Jitter frequency = 10.9 KHz
Pattern = CJPAT
Jitter frequency = 921.6 MHz to 20
MHz
Pattern = CJPAT
> 8.5
> 0.1
> 8.5
UI
> 0.1
UI
Sinusoidal jitter tolerance at
3072 Mbps
Jitter frequency = 21.8 KHz
Pattern = CJPAT
Jitter frequency = 1843.2 MHz to
20 MHz
Pattern = CJPAT
> 8.5
> 0.1
> 8.5
UI
> 0.1
UI
Notes to Table 1–41:
(1) Dedicated refclk pins were used to drive the input reference clocks.
(2) The jitter numbers are valid for the stated conditions only.
(3) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
(4) The jitter numbers for Fibre Channel are compliant to the FC-PI-4 Specification revision 6.10.
(5) The Fibre Channel transmitter jitter generation numbers are compliant to the specification at the _T inter operability point.
(6) The Fibre Channel receiver jitter tolerance numbers are compliant to the specification at the _R interpretability point.
(7) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.
(8) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.
(9) Arria II GZ PCIe receivers are compliant to this specification provided the V_{TX-CM-DC-ACTIVEIDLE-DELTA} of the upstream transmitter is less than 50 mV.
(10) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
(11) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
(12) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
(13) The jitter numbers for Serial Attached SCSI (SAS) are compliant to the SAS-2.1 Specification.
(14) The jitter numbers for CPRI are compliant to the CPRI Specification V3.0.
(15) The jitter numbers for OBSAI are compliant to the OBSAI RP3 Specification V4.1.
Arria II Device Handbook Volume 3: Device Datasheet and Addendum
December 2013 Altera Corporation