English
Language : 

AK4452VN Datasheet, PDF (70/91 Pages) Asahi Kasei Microsystems – 115dB 768kHz 32-bit 2ch Premium DAC
[AK4452]
■ Parallel Mode
Parallel mode is available by setting the I2C pin = “H”, and the PS pin = “H”. Audio interface format of the
parallel mode is controlled by TDM1-0 bits and DIF bit (Table 28). Daisy Chain mode is also available by
setting the DCHAIN pin = “H” (Table 15). In parallel mode, the audio interface format is always in auto
setting mode.
Zero detection function and functions set by registers are not available in parallel mode.
TDM1 pin
0
0
0
0
1
1
1
1
TDM0 pin
DIF pin
0
0
0
1
1
0
1
1
0
0
0
1
1
0
1
1
Table 28. Parallel Mode
Mode
Mode6(Table 13)
Mode7(Table 13)
Mode12(Table 13)
Mode13(Table 13)
Mode18(Table 13)
Mode19(Table 13)
Mode24(Table 13)
Mode25(Table 13)
■ Serial Control Interface
The AK4452’s functions are controlled through registers. The registers may be written by two types of control
modes. The internal registers are controlled in 3-wire serial control mode when the I2C pin = “L”, and in I2C
bus control mode when the I2C pin = “H” and the PS pin = “L”.
Function
Default
Address
Bit
PCM DSD
Attenuation Level
0dB
03-04H
ATT7-0
Y
Y
Audio Data Interface Modes
32-bit MSB
justified
00H
DIF2-0
Y
N/A
Data Zero Detect Enable
Disable
08H
L1/R1
Y
Y
Minimum delay Filter Enable
Slow Rolloff Filter Enable
Short delay Filter Enable
Sharp roll-off
filter
01-02H
SD
SLOW
Y
N/A
Y
N/A
Y
N/A
De-emphasis Response
OFF
01H
DEM1
Y
N/A
Soft Mute Enable
Normal Operation 01H
SMUTE
Y
Y
DSD/PCM Mode Select
PCM mode
02H
D/P
Y
Y
Master Clock Frequency Select
at DSD mode
512fs
02H
DCKS
N/A
Y
MONO mode Stereo mode
select
Stereo
02H,0DH
MONO
Y
Y
Inverting Enable of DZF
“H” active
02H
DZFB
Y
Y
The data selection of L channel
and R channel
R channel
02H
SELLR1
Y
Y
The data selection of DAC1-4
Normal
0A-0BH
SDS1/2
Y
N/A
Data Invert Mode
OFF
05H
INVL1/R1
Y
Y
Clock Synchronization Function Not Available
07H
SYNCE
Y
N/A
Table 29. Function List (Y: Available, N/A: Not available)
Rev. 0.1
- - 70 - -
2014/04