|
AK4343VN Datasheet, PDF (25/99 Pages) Asahi Kasei Microsystems – Stereo DAC with HP/RCV/SPK-AMP | |||
|
◁ |
[AK4343]
â PLLÏÊÏ
(AIN3 bit = â0â, PMPLL bit = â1â)
PMPLL bit = â1âÍ·à£Éºà²ºà¬Í·ß´à©à±ÎÏϩάPLL͸FS3-0 bits, PLL3-0 bitsͰબàÍ Í¨Î«Ï©Î¿Î«Í´Ô Í¡Í¯à²à¡Í
Î͢ɻPLLͷϩοΫà£Ø͸ɺిݯ౤à³ÞɺPMPLL bit Î â0â à â1âʹมßÍ ÉºÒà°Í ͨΫϩοΫÍà³à¾ÍÎͨ
à§ß¹ÉºÎͨ͸αϯÏϦϯάप೾਺ÍมßÍÎͨà§ß¹ÉºTable 5ͷ௨ÎͰ͢ɻAIN3 bit = â1âͷͱÍPLL͸à¢à¼»Í°
ÍÎͤÎÉ»
1) PLL ModeÍ·àªà°
Mode PLL3 PLL2
bit bit
0
0
0
1
0
0
2
0
0
3
0
0
4
0
1
5
0
1
6
0
1
7
0
1
12
1
1
13
1
1
Others
Others
PLL1 PLL0 PLLج४Ϋϩ
bit bit οΫà³à¾Ïϯ
à³à¾à¤ªà³¾à¨º
VCOC pinÍ·
R,C
R[Ω] C[F]
0
0
LRCK pin
1fs
6.8k 220n
0
1
N/A
-
-
-
1
0
BICK pin
32fs
10k 4.7n
10k 10n
1
1
BICK pin
64fs
10k 4.7n
10k 10n
0
0
MCKI pin 11.2896MHz 10k 4.7n
0
1
MCKI pin 12.288MHz 10k 4.7n
1
0
MCKI pin
12MHz
10k 4.7n
1
1
MCKI pin
24MHz
10k 4.7n
0
0
MCKI pin
13.5MHz 10k 10n
0
1
MCKI pin
27MHz
10k 10n
N/A
Table 5. Setting of PLL Mode (*fs: Sampling Frequency)
PLLϩο
Ϋà£Ø
(max)
160ms
-
2ms
4ms
2ms
4ms
40ms
40ms
40ms
40ms
40ms
40ms
(default)
2) PLL ModeͷαϯÏϦϯάप೾਺àªà°
ج४ΫϩοΫÍMCKIà³à¾Í·à§ß¹Í¸ÉºTable 6Í·àªà°Í´ÎÎαϯÏϦϯάप೾਺ÍબàÍ°ÍÎ͢ɻ
Mode
FS3 bit
FS2 bit
FS1 bit
FS0 bit Sampling Frequency
0
0
0
0
0
1
0
0
0
1
8kHz
12kHz
(default)
2
0
0
1
0
16kHz
3
0
0
1
1
24kHz
4
0
1
0
0
7.35kHz
5
0
1
0
1
11.025kHz
6
0
1
1
0
14.7kHz
7
0
1
1
1
22.05kHz
10
1
0
1
0
32kHz
11
1
0
1
1
48kHz
14
1
1
1
0
15
1
1
1
1
29.4kHz
44.1kHz
Others
Others
N/A
Table 6. Setting of Sampling Frequency at PMPLL bit = â1â (Reference Clock = MCKI pin)
ج४ΫϩοΫÍLRCK or BICKÎÎà³à¾Í·à§ß¹(LRCK or BICKÎÎà³à¾)͸ɺFS3, FS1-0 bitsͰαϯÏϦϯάप
೾਺ͷàªà°ÎߦͬͯԼÍÍ(Table 7)É»
Mode FS3 bit FS2 bit FS1 bit FS0 bit Sampling Frequency Range
0
0
Donât care
0
0
7.35kHz ⤠fs ⤠8kHz (default)
1
0
Donât care
0
1
8kHz < fs ⤠12kHz
2
0
Donât care
1
0
12kHz < fs ⤠16kHz
3
0
Donât care
1
1
16kHz < fs ⤠24kHz
6
1
Donât care
1
0
24kHz < fs ⤠32kHz
7
1
Donât care
1
1
32kHz < fs ⤠48kHz
Others
Others
N/A
Table 7. Setting of Sampling Frequency at PMPLL bit = â1â (Reference Clock = LRCK or BICK pin)
MS0478-J-02
- 25 -
2010/11
|
▷ |