AKD4122A-A Datasheet, PDF (16/37 Pages) Asahi Kasei Microsystems – Evaluation board Rev.0 for AK4122A

[AKD4122A-A]
2. When connecting with the serial interface of UPD, ROHDE & SCHWARZ
When using PORT9 (DSP3), nothing should be connected to PORT10 (DIT3). MCLK is input from J3
(EXT3), BICK and LRCK are supplied by using the clock dividing circuit on this evaluation board to the
AK4122A. Set JP21 (OMCLK) to the “EXT” when MCLK is supplied to the AK4122A.
JP19
BICK
JP20
LRCK
JP21
OMCLK
JP25
TST
DIT EXT DIT EXT DIT EXT OMCK TST
• Clock Setting
MCLK is input from J3 (EXT3), BICK and LRCK are generated by using the clock dividing circuit. JP8
(DIV3) and JP9 (CLK3) are set by referring to Table 22. JP10 (EXT3) should be open.
JP8
DIV3
JP9
CLK3
JP10
EXT3
256 384
fs
32kHz
44.1kHz
48kHz
88.2kHz
96kHz
MCLK
256fs = 8.192MHz
384fs = 12.288MHz
512fs = 16.384MHz
768fs = 24.576MHz
256fs = 11.2896MHz
384fs = 16.9344MHz
512fs = 22.5792MHz
768fs = 33.8688MHz
256fs = 12.288MHz
384fs = 18.432MHz
512fs = 24.576MHz
768fs = 36.864MHz
256fs = 22.5792MHz
384fs = 33.8688MHz
256fs = 24.576MHz
384fs = 36.864MHz
JP8(DIV3)
256
Open
512
768
256
Open
512
768
256
Open
512
768
256
Open
256
Open
JP9(CLK3)
256
384
256
256
256
384
256
256
256
384
256
256
256
384
256
384
Table 22. Example for Clock setting
3. All clocks are fed through the 10pin port
When using PORT9 (DSP3), nothing should be connected to PORT10 (DIT3). Set JP25 (TST) to the “OMCK”
when MCLK is supplied to the AK4122A. JP10 (EXT3) should be short.
JP19
BICK
JP20
LRCK
JP21
OMCLK
JP25
TST
DIT EXT DIT EXT DIT EXT OMCK TST
<KM099400>
- 16 -
2009/03