P0103 Datasheet, PDF (39/50 Pages) AEL Crystals Ltd – Introduction of the VEEK-MT

path to system integration of the video processing data path with a NTSC or PAL video input, VGA
output, Nios II processor for configuration and control. The Video and Image Processing Suite
MegaCore functions have common open Avalon-ST data interfaces and Avalon Memory-Mapped
(Avalon-MM) control interfaces to facilitate connection of a chain of video functions and video
system modeling. In addition, video data is transmitted between the Video and Image Processing
Suite functions using the Avalon-ST Video protocol, which facilitates building run-time controllable
systems and error recovery.
For the objective of a better visual effect, the CMOS sensor is configured to enable the left right
mirror mode. User could disable this functionality by modifying the related register value being
written to CMOS controller chip.
Figure 4-14 shows the Video and Image Processing block diagram.
Figure 4-14 VIP Camera Example SOPC Block Diagram (Key Components)
VEEK-MT User Manual
36
www.terasic.com
May 20, 2014