LM3S2276 Datasheet, PDF (674/785 Pages) Texas Instruments – Stellaris® LM3S2276 Microcontroller

Pulse Width Modulator (PWM)
Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014
This register controls the global interrupt generation capabilities of the PWM module. The events
that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.
PWM Interrupt Enable (PWMINTEN)
Base 0x4002.8000
Offset 0x014
Type R/W, reset 0x0000.0000
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
reserved
IntFault2 IntFault1 IntFault0
Type RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
reserved
IntPWM3 IntPWM2 IntPWM1 IntPWM0
Type RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit/Field
31:19
18
17
16
15:4
3
2
1
0
Name
reserved
IntFault2
IntFault1
IntFault0
reserved
IntPWM3
IntPWM2
IntPWM1
IntPWM0
Type
RO
R/W
R/W
R/W
RO
R/W
R/W
R/W
R/W
Reset
0x00
0
0
0
0x00
0
0
0
0
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Interrupt Fault 2
When set, an interrupt occurs when the fault condition for PWM generator
2 is asserted.
Interrupt Fault 1
When set, an interrupt occurs when the fault condition for PWM generator
1 is asserted.
Interrupt Fault 0
When set, an interrupt occurs when the FAULT0 input is asserted or the
fault condition for PWM generator 0 is asserted.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
PWM3 Interrupt Enable
When set, an interrupt occurs when the PWM generator 3 block asserts
an interrupt.
PWM2 Interrupt Enable
When set, an interrupt occurs when the PWM generator 2 block asserts
an interrupt.
PWM1 Interrupt Enable
When set, an interrupt occurs when the PWM generator 1 block asserts
an interrupt.
PWM0 Interrupt Enable
When set, an interrupt occurs when the PWM generator 0 block asserts
an interrupt.
674
November 17, 2011
Texas Instruments-Production Data