LM3S2276 Datasheet, PDF (21/785 Pages) Texas Instruments – Stellaris® LM3S2276 Microcontroller

Stellaris® LM3S2276 Microcontroller
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 ................................. 445
Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 ................................. 446
Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 ................................. 447
Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC ................................. 448
Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 .................................... 449
Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 .................................... 450
Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 .................................... 451
Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC .................................. 452
Analog-to-Digital Converter (ADC) ............................................................................................. 453
Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000 ............................................. 463
Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004 ........................................................... 464
Register 3: ADC Interrupt Mask (ADCIM), offset 0x008 ..................................................................... 465
Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C .................................................. 466
Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010 ............................................................ 467
Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014 ................................................. 468
Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018 ........................................................... 472
Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020 ............................................. 473
Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028 ................................. 475
Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030 ................................................. 476
Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ............... 477
Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ........................................ 479
Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ................................ 482
Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 ................................ 482
Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 ................................ 482
Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8 ............................... 482
Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C ............................. 483
Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C ............................. 483
Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C ............................ 483
Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC ............................ 483
Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ............... 484
Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 ............... 484
Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ........................................ 485
Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 ........................................ 485
Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 ............... 487
Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4 ........................................ 488
Universal Asynchronous Receivers/Transmitters (UARTs) ..................................................... 489
Register 1: UART Data (UARTDR), offset 0x000 ............................................................................... 498
Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 ........................... 500
Register 3: UART Flag (UARTFR), offset 0x018 ................................................................................ 502
Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020 ............................................. 504
Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 ............................................ 505
Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 ....................................... 506
Register 7: UART Line Control (UARTLCRH), offset 0x02C ............................................................... 507
Register 8: UART Control (UARTCTL), offset 0x030 ......................................................................... 509
Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 ........................................... 511
Register 10: UART Interrupt Mask (UARTIM), offset 0x038 ................................................................. 513
Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C ...................................................... 515
Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040 ................................................. 516
November 17, 2011
21
Texas Instruments-Production Data