DS90UH949-Q1 Datasheet, PDF (67/87 Pages) Texas Instruments – 1080p HDMI to FPD-Link III Bridge Serializer with HDCP

www.ti.com
DS90UH949-Q1
SNLS453 – NOVEMBER 2014
Register Maps (continued)
ADD
(dec)
195
ADD
(hex)
0xC3
Register Name
HDCP_CTL
Bit(s)
7
6
5
4
3
2
1
0
Table 10. Serial Control Bus Registers (continued)
Register
Type
RW
RW
RW
RW
RW
RW
RW
Default
(hex)
0x00
0x00
Function
Description
HDCP_RST
HDCP Reset : Setting this bit will reset the HDCP transmitter and dis-able HDCP
authentication. This bit is self-clearing.
Reserved.
KSV_LIST_VA KSV List Valid : The controller sets this bit after validating the Repeater’s KSV List
LID
against the Key revocation list. This allows completion of the Authentication process. This
bit is self-clearing.
KSV_VALID
KSV Valid : The controller sets this bit after validating the Receiver’s KSV against the
Key revocation list. This allows continuation of the Authentication process. This bit will be
cleared upon assertion of the KSV_RDY flag in the HDCP_STS register. Setting this bit
to a 0 will have no effect.
HDCP_ENC_D HDCP Encrypt Disable : Disables HDCP encryption. Setting this bit to a 1 will cause
IS
video data to be sent without encryption. Authen-tication status will be maintained. This
bit is self-clear-ing.
HDCP_ENC_E
N
HDCP Encrypt Enable : Enables HDCP encryption. When set, if the device is
authenticated, encrypted data will be sent. If device is not authenticated, a blue screen
will be sent. Encryption should always be enabled when video data requiring content
protection is being supplied to the transmitter. When this bit is not set, video data will be
sent without encryption. Note that when CFG_ENC_MODE is set to Enc_Always, this bit
will be read only with a value of 1.
HDCP_DIS
HDCP Disable: Disables HDCP authentication. Setting this bit to a 1 will disable the
HDCP authentication. This bit is self-clearing.
HDCP_EN
HDCP Enable/Restart: Enables HDCP authentication. If HDCP is already en-abled,
setting this bit to a 1 will restart authentication. Setting this bit to a 0 will have no effect. A
register read will return the current HDCP enabled status.
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DS90UH949-Q1
Submit Documentation Feedback
67