DS90UH949-Q1 Datasheet, PDF (51/87 Pages) Texas Instruments – 1080p HDMI to FPD-Link III Bridge Serializer with HDCP

www.ti.com
DS90UH949-Q1
SNLS453 – NOVEMBER 2014
Register Maps (continued)
ADD
(dec)
32
ADD
(hex)
0x20
Register Name
Deserializer
Capabilities 1
33
0x21 Deserializer
Capabilities 2
38
0x26 Link Detect
Control
Bit(s)
1
0
7:2
1:0
7:3
2:0
Table 10. Serial Control Bus Registers (continued)
Register
Type
RW
RW
RW
RW
Default
(hex)
0x00
0x00
0x00
Function
Description
VID_24B_HD_
AUD
Port0/Port1
Deserializer supports 24-bit video concurrently with HD audio.
This field is automatically configured by the Bidirectional Control Channel once RX Lock
has been detected. Software may overwrite this value, but must also set the FREEZE
DES CAP bit to prevent overwriting by the Bidirectional Control Channel.
If PORT1_SEL is set, this register indicates Port1 capabilities.
DES_CAP_FC
_GPIO
Port0/Port1
Deserializer supports GPIO in the Forward Channel Frame.
This field is automatically configured by the Bidirectional Control Channel once RX Lock
has been detected. Software may overwrite this value, but must also set the FREEZE
DES CAP bit to prevent overwriting by the Bidirectional Control Channel.
If PORT1_SEL is set, this register indicates Port1 capabilities.
Reserved.
HSCC_MODE[
2:1]
Port0/Port1
High-Speed Control Channel bits [2:1].
Upper bits of the 3-bit HSCC indication. The lowest bit is contained in Deserializer
Capabilities 1.
000: Normal back channel frame, GPIO mode.
001: High Speed GPIO mode, 1 GPIO.
010: High Speed GPIO mode, 2 GPIOs.
011: High Speed GPIO mode: 4 GPIOs.
100: Reserved.
101: Reserved.
110: High Speed, Forward Channel SPI mode.
111: High Speed, Reverse Channel SPI mode. In Single Link devices, only Normal back
channel frame modes are supported.
If PORT1_SEL is set, this register indicates Port1 capabilities.
Reserved.
LINK DETECT
TIMER
Bidirectional Control Channel Link Detect Timer.
This field configures the link detection timeout period. If the timer expires without valid
communication over the reverse channel, link detect will be deasserted.
000: 162 microseconds.
001: 325 microseconds.
010: 650 microseconds.
011: 1.3 milliseconds.
100: 10.25 microseconds.
101: 20.5 microseconds.
110: 41 microseconds.
111: 82 microseconds.
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DS90UH949-Q1
Submit Documentation Feedback
51