DS90UH949-Q1 Datasheet, PDF (48/87 Pages) Texas Instruments – 1080p HDMI to FPD-Link III Bridge Serializer with HDCP

DS90UH949-Q1
SNLS453 – NOVEMBER 2014
Register Maps (continued)
ADD
(dec)
28
ADD
(hex)
0x1C
Register Name
GPIO Pin Status
1
29
0x1D GPIO Pin Status
2
Bit(s)
7
6
5
4
3
2
1
0
7:1
0
Table 10. Serial Control Bus Registers (continued)
Register
Type
R
R
R
R
R
R
R
R
Default
(hex)
0x00
0x00
Function
Description
GPIO7_REG
Pin Status
GPIO6_REG
Pin Status
GPIO5_REG
Pin Status
GPIO3 Pin
Status
D_GPIO3 Pin
Status
GPIO2 Pin
Status
D_GPIO2 Pin
Status
GPIO1 Pin
Status
D_GPIO1 Pin
Status
GPIO0 Pin
Status
D_GPIO0 Pin
Status
GPIO8_REG
Pin Status
GPIO7_REG input pin status.
Note: status valid only if pin is set to GPI (input) mode.
GPIO6_REG input pin status.
Note: status valid only if pin is set to GPI (input) mode.
GPIO5_REG input pin status.
Note: status valid only if pin is set to GPI (input) mode.
Reserved.
GPIO3 input pin status.
Note: status valid only if pin is set to GPI (input) mode.
If PORT1_SEL is set, this register indicates D_GPIO3 input pin status.
GPIO2 input pin status.
Note: status valid only if pin is set to GPI (input) mode.
If PORT1_SEL is set, this register indicates D_GPIO2 input pin status.
GPIO1 input pin status.
Note: status valid only if pin is set to GPI (input) mode.
If PORT1_SEL is set, this register indicates D_GPIO1 input pin status.
GPIO0 input pin status.
Note: status valid only if pin is set to GPI (input) mode.
If PORT1_SEL is set, this register indicates D_GPIO0 input pin status.
Reserved
GPIO8_REG input pin status.
Note: status valid only if pin is set to GPI (input) mode.
www.ti.com
48
Submit Documentation Feedback
Product Folder Links: DS90UH949-Q1
Copyright © 2014, Texas Instruments Incorporated