DS90UB929-Q1 Datasheet, PDF (59/71 Pages) Texas Instruments – 720p HDMI to FPD-Link III Bridge Serializer

www.ti.com
DS90UB929-Q1
SNLS457 – NOVEMBER 2014
• Use 100Ω coupled differential pairs
• Use the S/2S/3S rule in spacings
– S = space between the pair
– 2S = space between pairs
– 3S = space to LVCMOS signal
• Minimize the number of Vias
• Use differential connectors when operating above 500Mbps line speed
• Maintain balance of the traces
• Minimize skew within the pair
• Terminate as close to the TX outputs and RX inputs as possible
Additional general guidance can be found in the LVDS Owner’s Manual - available in PDF format from the Texas
Instruments web site at: LVDS Owner's Manual.
9.2.3 Application Curves
9.2.3.1 Application Performance Plots
Figure 26 corresponds to 1080p60 video application with 2-lane FPD-Link III output. Figure 27 corresponds to
3.36Gbps single-lane output from 96MHz input TMDS clock.
Figure 26. 720p60 Video at 2.6 Gbps Serial Line Rate
Figure 27. Serializer Output at 3.36Gbps (96MHz TMDS
Clock)
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DS90UB929-Q1
Submit Documentation Feedback
59